In this paper, the fully integrated CMOS current mode PLL with current input injects at the place of input or output of the loop filter without summing amplifier circuit. It functions as PPM and PWM circuit is present. In addition, its frequency response is an analysis which electronic tuning BPF and LPF are obtained. The proposed circuit has been designed with 0.18 µm CMOS technology. The simulation results of this circuit can be operated at 2.5 V supply voltage, at center frequency 100 MHz. The linear range of input current can be adjusted from 43 µA to 109 µA, and the corresponding duty cycle of pulse width output is from 93% to 16% and the normalized pulse position is from 0.93 to 0.16. The power dissipation of this circuit is 4.68 mW with the total chip area is 28 µm × 60 µm.
Introduction
Modulation is a process of varying some property of periodic signal (or carrier signal) such as amplitude, phase or frequency. In general, the carrier signal can be used cosine wave signal for analog communication systems or square wave signal for digital communication systems. For digital modulation, if the carrier wave is a square wave signal, probably called a pulse modulation, which has three properties to generate the modulating signal.
Pulse width modulation (PWM) or pulse duration modulation (PDM) is one of pulse modulation techniques, using amplitude of the analog input signal to control a width of the positive pulse or duty cycle of the pulse period. The PWM technique is frequently utilized in many applications such as switching converters or motor control in control systems or power electronics, modulation/demodulation or power amplifier in communication system etc.
The other property of pulse modulation technique uses modulating an input signal to vary the position of the positive pulse within the pulse period. In general, it can be called Pulse Position Modulation (PPM). In PPM technique, the modulated signal is transmitted with short positive pulses and all pulses have both the same positive pulse width and amplitude. The PPM signal has been utilized to improve efficiency of PWM, it fixes a width of the pulse and decreases to small as possible. The PPM technique has an advantage in power output signal is less than the PWM technique. Finally, pulse amplitude modulation (PPM) which is to be convey information with varying magnitude of positive pulse of square wave carrier proportion directly to information signals.
In general, to generate the PWM signal, we can compare between the modulating signals with a reference signal which is simple to make a circuit. However, it has a problem about the drift of the carrier frequency. Due to this problem, many researches are proposed to improve this problem by using the phase lock loop (PLL) to generate the PWM signal. Because the PLL is a well-known in a negative feedback system and gives a high stability. Thus, it is an important in many areas such as controlling motor speed, modulate/demodulate, frequency synthesizer, phase shifter, carrier recovery and etc.
Many years ago, the researchers proposed a pulse width modulation or pulse position modulation based on phase lock loop [1] [2] [3] [4] [5] [6] [7] [8] [9] . They classified it into 2 operation types, which consisted of operating in voltage mode [1] [2] [3] [4] and current mode [5] [6] [7] . The advantage of current mode is better than voltage mode such as larger dynamic range, high signal bandwidth, high linearity and low power etc.
From review the current mode PLL [5] and PWM based on PLL [6] [7] which proposed to apply the current mode into certain parts such as a loop filter, while other parts are operated in voltage mode such as VCO or phase detector. Therefore, in this paper proposed a fully current mode PLL with RS F/F phase detector for simultaneous PWM/PPM signals generation by using CMOS Technology. For avoiding some of the limitation or disadvantage of voltage mode such as high voltage supply etc.
The proposed model and circuit description are shown at first, next the simulation and the results of this proposed circuit by testing the characteristic of individual parts and then, combined them to full current mode PWM/PPM are presented.
The proposed Current Mode PWM/PPM and Circuit Description

System Description and Analysis
In this article, pulse width and pulse position modulator by using current mode phase lock loop is proposed. It composts of current phase detector, current loop filter, and current control oscillator, which the reference signal and the output signal of current control oscillator are converted to be mono pulse signals and they are fed to be the input of RS F/F to detect the phase difference between each other. The high frequency component of the output pulse signal of RS F/F is eliminated by using a current loop filter and then its output is used to control the output frequency of the current control oscillator. The block diagram of phase lock loop can be shown as Fig. 1 PD LPF CCO From Fig. 1 , the meaning of the symbolic is described by the following, Φ i (s) is a Laplace transform of an input phase function φi(t)), Φ 0 (s) is a Laplace transform of an output phase function φ 0 (t), ∆Φ(s) is a Laplace transform of a phase differences δφ(t), i L (s) is a Laplace transform of an output loop filter i L (t), Ω L (s) is a Laplace transform of an output frequency function of CCO, F (s) is a transfer function of a loop filter, Ω r (s) is a Laplace transform of an output frequency function of CCO when i L (t) = 0 , k d is a gain of a phase detector, k L is a gain of a loop filter, and k I is a gain of an integrator.
From symbolic meaning above, when we find relation all of them, which φ i (s) and φ 0 (s) relationship
To obtain a second order phase lock loop. Loop filter is assumed to be first order LPF and its transfer function is F (s) = A/(1 + G s ) when it is substituted into (1), we will derive a relation as
where it is assumed that K = Ak d k 0 k I and it is instituted into (2) we will get their relation in s-domain followed by inverse Laplace transform of in order to get their relation in time domain
Assuming Φ i (t) = ωi(t)+θ i and input signal I C2 (t) = 0 when t ≥ 0 u(t) = 1 ; δ(t) = 0 , therefore
At steady state
So, the phase difference between the reference signal and the output of CCO is obtained as follows
From (7), it shows that, when the phase lock loop is in the lock state, the difference phase is directly proportional to the frequency of reference input signals ω i . In addition, it is directly varied to current control of the current control oscillator (CCO)
In practice, a block diagram of PLL may be written as Fig. 2 PD LPF CCO 
For frequency response from (3) under linearity property if we interested a relation between I C1 (s) and i L (s)
From (12) we have relationship of one output current (i L (s)) and two input current (I C1 (s) and I C2 (s)). Thus, we obtain from two positions to feed current input.
In case 1, we insert input current (I C1 (s)) between phase detector and low pass filter, and give input current I C2 = 0 . We can find a transfer function between i L (s) with
In case 2, we insert input current (I C2 (s)) between low pass filter and CCO, and set current input
Which band pass filter and low pass filter is determined from (13) and (14) respectively.
Phase Detector (PD)
For the phase lock loop, the phase detector is needed to determine the phase difference between the reference signals and the output signals of current control oscillator and feedback to be input for the current control oscillator until feedback loop quiescent and approach to steady state. For phase detector circuit, it can be catalogued to two types such as digital phase detector and analog phase detector. For this here, the digital phase detector is only considered. For XOR gate PD, it achieves 0 -π radian difference phase and its frequency output is equal a two times of reference signal. While the RS F/F PD gives 0 to 2 π radian difference phase and its frequency output is identical to the reference signal and the last one, phase/frequency detector can obtain -2 π to 2 π radian difference phase.
To detect phase in 0 to 2 π radian range, the RS F/F is used. Before the input signal and the reference signal are gotten for finding phase difference, the positive pulse width of both signals are adjusted with monostable multivibrators, then fed as the input of RS F/F which its block diagram is shown in Fig. 3 , and this phase detector has a gain k d
Monostable Multivibrator Circuit
In order to narrow positive pulse width, monostable multivibrators are employed; each individual composes of input current source (M 1 − M 3 , M 12 , and M 13 ). The input current is copied to two signals, the first one is delivered from the M 2 and the second one is delivered from M 3 , which used the delay of inverter to delay the input signal, then it is fed to cascade three inverters (M 4 − M 6 and M 15 M 17 ) and both signals are fed to the input of AND gate (M 7 − M 11 and M 18 − M 21 ) to generate narrow positive pulse width.
RS Flip-Flop
In this paper, RS flip flop is constructed by using 2 NOR gates to connect as shown in Fig. 5(a) and The loop filter is the one of the important part of phase lock loop. It should filter a high frequency term, and pass the output signals that vary directly with phase difference, which this output signal is used to control the output frequency of the current control oscillator and feedback to the phase detector.
In this paper, the current mode first order low pass filter as shown in Fig. 6 , it composes of capacitor C F and current mirror which its transfer function as follows
Current Control Oscillator (CCO)
Generally, the almost PLLs are constructed to operate in voltage mode. So, it uses voltage control oscillator as a one component of PLLs. Nevertheless, in this research, the PLLs operating in current mode is proposed. Therefore, it has to modify VCO to a CCO. Which relaxation CMOS oscillator voltage mode modifies the input signal as a current with current mirror, for output stage V/I converter by M71 is obtained and its circuit can be shown in Fig.6 , which I X is a summing current between the output current of LPF (I OF ) and external current control input (I Ctrl ). From Fig. 6 , the relationship between frequency output of CCO (f OSC ) and I X is demonstrated as follows
Simulation and Results
To obtain current mode PLLs, the phase detector circuit, loop filter or low pass filter, and current control current oscillator are designed and layout chip by the Microwinds program and rule file for CMOS 0.18 µm with level-3 process parameter and extract files to simulate by PSPICEs program. 
Simulation results of the CCO
For CCO simulation, the CMOS circuit as shown in 
Simulation results of loop filter
Here, the current mode low pass filter is simulated by using the circuit in Fig. 6 . Firstly, we use C F = 10 pF, Secondly, the simulation is set by fixing control current (I BF ) at 100 µA and step change C F = 1 pF, 10 pF, 100 pF. The simulation result as illustrated in Fig. 10 . In pass band, the current gain of them is equal to 1.24 dB. For the cutoff frequency are 23.89 MHz, 2.42 MHz, and 242.3 kHz respectively. 
H(s)/dB
Simulation result of phase detector
To test characteristic of the phase detector, the circuits from Fig. 4 and Fig. 5 are set up and simulated. The result is shown in Fig. 11 for low phase different and Fig. 12 for high phase different, in signal (a) and (c) are input signals of multivibrator 1 and 2, respectively, signal (b) and (d) are the output of monostable 1 and 2, respectively, It should be noted that, monostable output is triggered with negative rise edge of the input signal and the positive pulse width is 530 ps and signal (e) is an output signal of RS F/F or PD.
Simulation results of PWM/PPM
In this section, it shows the simulation results of the PWM/PPM based on PLL system by using each part on above (PD, loop filter, CCO) and combined them to PWM/PPM circuit in Fig. 13 . Next, it sets all transistors by follow as Tab. 2 with DC supply voltage (V cc ) = 2.5 V, running frequency and reference frequency is 100 MHz. From the result of CCO in Fig. 8 . It is assigned CO = 0.6 pF for 100 MHz center frequency. In the part of signal input (I Ctrl ) is a sine wave at frequency 5 MHz. Thus, the loop filter will be assigned C F = 10 pF at I BF = 100 µA from the result of loop filter in Fig. 9 and Fig. 10 . Figure 13 shows the DC characteristic of the PWM/ PPM circuit between the input signal (I Ctrl ) in x-axis with a duty cycle of the pulse or pulse position on the y -axis. The response is a linear negative slope, which can be adjusted the duty cycle from 16% to 93% or shifted the normalized position of narrow pulse from 0.16 to 0.93. Figure 14 show the effect of power supply variations was also carried out. The supply voltage was varied between 2.2 V and 2.8 V in step 0.1 V. Simulation results shown in Fig. 13 indicate that the duty cycle error of PWM output signal is between ±0.6 %. The top trace is a sine wave signal input (I Ctrl ) at frequency 5 MHz, current amplitude = 28 µA ppeak-topeak and offset current = 78 µA. The second trace is a PWM output signal it has a variation of duty cycle between 95% to 1.64%. The third trace is a PPM output signal. The narrow pulse can be shifted between 9.5 to 1.64 ns from the position of a reference signal. The last signal is a demodulate PWM signal or signal from the output of the loop filter.
Simulation results of frequency response of PWM/ PPM system
From the section 2.1, we analyzed a transfer function of the propose system. It is capable to feed into 2 positions. Figure 17 illustrates the comparison results of the frequency response of this system between theory and simulation. In case 1, we feed an external signal between the output of PD and input of the loop filter. Result from (13) and simulation result shows the frequency response is a band pass filter. In case 2, we feed an external signal between the loop filter with CCO. Result from (14) and simulation result shows the frequency response is a low pass filter.
Note that another advantage of this current mode PWM/PPM based on PLL. It doesnt have an offset current input in case 1 and able to use signal input same case 2. The difference in voltage mode, if you feed current input in case 1, you need to decrease the summary of voltage between the voltage output P D and voltage input signal to less than V CC or logic high.
The analysis frequency response shows that is a BPF or LPF for feeding input at the input and output of the loop filter, respectively, and agree with simulation results. 
Conclusions
The fully current mode PWM/PPM based on PLL have been presented in 0.18 µm CMOS technology. The simulation results of current mode PWM/PPM show that it can be operated by using a 2.5 V power supply. The carrier frequency or center frequency can be operated at 100 MHz or more than if change the running frequency of CCO. The responses of the PWM signal in case of DC characteristic, it can be adjusted from 16% to 93% by varying the input control current from 93 µA to 43 µA. In case of AC and DC characteristic, it can be adjusted duty cycle of a PWM signal from 1.64% to 95%. The narrow pulse of PPM signal is equal to 530 ps. The power dissipation of this circuit is 4.68 mW with the total chip area is 28 µ × 60µm. In addition, the PPM and PWM from the propose circuit is not yet depend on the supply voltage.
